



# A Study of the Advantages to the Photolithography Process brought by the High NA EUV Exposure Tool in Advanced Logic Design Rules

✤ Yanli Li\*, Xiaona Zhu, Shaofeng Yu, and Qiang Wu\*







- > Background
- > Typical Metal Layer Design Rules in High NA EUV Lithography
- Metal Layer TtT Design Rule
- 90° Bend Design Rule
- Minimum area Design Rule
- > A SRAM Layout of 3 nm CFET
- > A 45° local interconnect exposed under High NA EUV Lithography
- > Summary





**Defectivity model and IMEC wafer data\*** 



- ➢ IMEC wafer data: Unbiased LWR ~2.7 nm.
- > Defect density~ $10^{-12}$ , pitch 36 nm.

**0.33 NA Simulation Data** 



Aerial image with stochastics Contour with stochastics

- > Pitch 36 nm, CD~18 nm, Energy=55mJ/cm<sup>2</sup>.
- Simulation unbiased LWR~2.67 nm.
- ➢ EL ~ 19% > 18% .
- ▶ Illumination: QC35° 0.9/0.7, 0.33 NA, PR thickness: 30 nm.

\* Yanli Li"A Simulation Study for Typical Design Rule Patterns and Stochastic Printing Failures in a 5 nm Logic Process with EUV Lithography", IEEE Xplore, 2020.







- ➢ 40 pairs Mo/Si high reflection layers, TaN absorber layer and Ru protection layer.
- ➤ The Chief Ray Angle at Object space (CRAO) of incidence in 0.55 NA EUV lithography is 5.355°.
- ▶ 0.33 NA-Mag: 4x-X/Y; 0.55 NA-Mag: 4x-X, 8x-Y.





\* <u>https://www.researchgate.net/publication/320438600</u>; "High-NA EUV lithography enabling Moore's law in the next decade".







#### **Typical dimensions for metal layers under several advanced logic nodes**\*

Logic Tech Node	3 nm	2 nm	1.5 nm	1 nm
Metal pitch (nm)	20~26	14~18	14	14
Lithography process	0.33 NA EUV SALE2	0.55 NA EUV SALE2	0.55 NA EUV SALE2	0.55 NA EUV SALE2









#### Aerial image with stochastics Contour with stochastics

- ➢ Pitch 28 nm, CD~15 nm, EL ~ 18.5% > 18%.
- ➤ Unbiased LWR~2.2 nm, Energy~55mJ/cm<sup>2</sup>.
- ▶ Illumination: Quasar 35° 0.7/0.5, 0.55 NA, PR thickness: 30 nm.

\*中国集成电路技术发展路线图 2019——国家集成电路创新中心.



### Metal Layer TtT Design Rule in High NA EUV

).124



- ▶ ① is dense pattern, EL must be  $\geq$  18%; the TtT EL must be  $\geq$  13%\* both in 0.33 and 0.55 NA EUV.
- > 0.55 NA EUV, the TtT minimum CD is ~16 nm; 0.33 NA EUV, the corresponding minimum CD is 20 nm\*.
- > 0.33-0.55 NA, 1D CD 18-15 nm, therefore, the TtT CD reduction of 20% is reasonable.

\* Yanli Li"A Simulation Study for Typical Design Rule Patterns and Stochastic Printing Failures in a 5 nm Logic Process with EUV Lithography", IEEE Xplore, 2020.



### The simulation results from Quasar 35° and SO source





#### Contour



148								
146	Quasar 35° 0.7/0.5							
144	Line cut	1	2	3	4	5		
142	EL	18.5%	18.0%	17.5%	17.4%	13.3%		
14	CD (nm)	15	15	14.3	14.3	15.7		

2

18.1%

15



#### Quasar 35° 0.7/0.5



**SO Source** 

- $\succ$ We have made a preliminary Source Optimization for this pattern.
- The simulation results show that the improvement of process window by Source Optimization is not obvious.

(1)

18.6%

15

Line cut

EL

CD (nm)



### Metal Layer TtT Design Rule in High NA EUV





#### Mask



#### Aerial image







#### Contour





- ➤ The TtT minimum CD is ~13.3 nm in 0.55 NA EUV.
- > We need to increase the exposure energy by ~15% in order to maintain the LWR to the original level of 2.2 nm.



# **90° bend Design Rule in High NA EUV Lithography**





- ▶ (1) is dense pattern, EL must be  $\geq 18\%$ .
- > The minimum CD of tip to short line is ~13 nm in 0.55 NA EUV, and the EL is larger than 13%.
- > When the anchor pitch is 28 nm, the 1.5D design rule is feasible at critical patterns and can reduce masks of metal layer.



### Minimum area Design Rule in High NA EUV Lithography







CD (nm) Line cut EL CD (nm)

Line cut

EL

Aerial image with stochastics

Contour with stochastics

.144

).142 0.14 0.138

- $\blacktriangleright$  Line cut (1) is the isolated trench, EL must be  $\ge 13\%$ .
- > 0.55 NA EUV, the minimum area is  $\sim 3 \times 15 \times 15$  nm<sup>2</sup>; 0.33 NA EUV, the minimum area is  $4.5 \sim 5 \times 18 \times 18$  nm<sup>2</sup>.
- > Therefore, the minimum exposure area can be reduced by 50% in high NA EUV lithography.



### A SRAM Layout of 3 nm CFET





3 nm CFET SRAM Layout





V0 can be realized by EUV LE3

45° local interconnect design rule

- > If 45° local interconnect is adopted, the SRAM area will be decreased from > 0.015 to ~0.011  $\mu$ m<sup>2</sup>.
- $\succ$  V0 can be divided into three masks, two of which involve 45° local connect design rules.
- > The minimum area is  $\sim$ 2.6 squares for low NA EUV.
- > We will study the process window of the 45° local interconnect design rule in high NA EUV lithography.



### Anchor with pitch 28 nm design rule





Aerial image with stochastics

Contour with stochastics

- ▶ In 0.33 NA EUV lithography, the minimum line/space pitch is 36 nm and via pitch is 48~50 nm.
- > In 0.55 NA EUV lithography, the minimum targeted line/space pitch is 28 nm and via pitch is  $\sim$ 38 nm.
- > Via anchor pitch is 38 nm, ADI CD is 18 nm, EL ~ 24% > > 18%.
- Illumination: Annular 0.9/0.7; PR thickness: 30 nm.



# A 45° local interconnect exposed under High NA EUV







Mask

Line cut	1	2	3	
EL	30.0%	29.0%	24.0%	
CD (nm)	25.2	24.5	18	
Line cut	4	5		
EL	23.0%	29.5%		
CD (nm)	17.6	17.6		

Aerial image with stochastics

20

Aerial image

Contour with stochastics

4

Contour

€3

.079

.077

- > The via CD is ~18 nm, EL is ~ 24% > 18%.
- $\succ$  45° local interconnect pattern CD is ~17.6 nm, EL is ~ 29% > > 18% , 3.6 squares for high NA EUV.

40

> This design rule can be easily implemented by high NA EUV lithography and the CFET SRAM area can be compressed.





- ➢ For 0.33 NA, the minimum pitch is 36 nm and the unbiased LWR is ~2.67 nm, which is comparable with the results from IMEC wafer data.
- ▶ For 0.55 NA, the minimum targeted pitch is 28 nm and the unbiased LWR can be improved to 2.2 nm.
- ➤ The TtT CD can be reduced from 20 nm of 0.33 NA EUV to 16 nm of high NA EUV lithography.
- Should we get a smaller TtT CD, such as 13 nm, we need to increase the exposure energy by ~15% in order to maintain the LWR to the original level of 2.2 nm.
- ➤ The minimum area of high NA EUV is about half that of 0.33 NA EUV lithography.
- $\succ$  The simulation results indicate that 90° bend and 45° local interconnect design rule are feasible in 0.55 NA EUV lithography. Both design rules can reduce masks of metal layer, and the latter design rule can compress the SRAM



